

# EUROPEAN PATENT OFFICE

## Patent Abstracts of Japan

PUBLICATION NUMBER : 02018638  
PUBLICATION DATE : 22-01-90


APPLICATION DATE : 07-07-88  
APPLICATION NUMBER : 63169282

APPLICANT : NEC CORP;

INVENTOR : IDE TOSHIAO;

INT.CL. : G06F 12/04

TITLE : DATA CONTROL SYSTEM



**ABSTRACT :** PURPOSE: To read out the memory data covering two words with a single access by designating simultaneously plural addresses of a memory means to read out the data for each byte and selecting the bytes forming the necessary data out of those read-out bytes to send the selected bytes.

**CONSTITUTION:** The output 13 of a flip-flop 1 is inputted to the AND circuits 11 and 12 respectively. An address 2 is inputted to an addition circuit 10, a memory data storing part 6 and a selection circuit 3 respectively. A lower rank bit A0 is inputted to the AND circuits 11 and 12. Then a lower rank bit A1 is inputted to the circuit 11 and also to an alignment circuit 7 as a selection signal S1. The output 4 of the circuit 11 is inputted to the circuit 3. The circuit 3 selects the output of the circuit 10 when the output 4 is equal to 1 and then the address 2 when the output 4 is equal to 0 and sends them to the memory data storing parts 5 and 6 respectively. While the output of the circuit 12 is inputted to the circuit 7 as a selection signal S0. The circuit 7 aligns two data according to both signals S0 and S1. As a result, the memory data covering two words can be read out with a single access.

COPYRIGHT: (C)1990,JPO&Japio